LTR								F	REVISI	ONS										
						DESC	RIPTIC	N					DA ⁻	TE (Y	R-MO	-DA)	APPROVED			
А	Change V _{OL2} , 0.5 V from min to max column. Chan conditions: V _{CC} from 4.5 V to 5.5 V. Correct truth ta from A ₁ to A _i . Change vendor part number on page changes throughout.						th tab	ole input heading			87-01-15			Charles Reusing						
В	Upda	Update to reflect latest changes in format and requirements. Editorial 02-06-10 Raymond Mon changes throughoutles								nnin										
	chang	ges trir	ougno	ut	ies															
Current CA					een re	placed														
Ü																				
																			1	
REV																				
REV SHEET																				
REV SHEET REV																				
REV SHEET	6			REV			A	A	A	A	A	A	A	A	A	A	A			
REV SHEET REV SHEET	5			REV			A 1	A 2	A 3	A 4	A 5	A 6	A 7	A 8	A 9	A 10	A 11			
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A				SHE PREF D	ET PAREI avid V	V. Que	1				5	6 FEN	7 SE SU	8 JPPL	9 Y CE	10	11 COL		BUS	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	ANDAR	UIT		SHE PREF D CHE(ET PAREI	V. Quee BY Cenzo	1				5	6 FEN	7 SE SU	8 JPPL JMBL	9 Y CE JS, O	10	11 R COL 43216		BUS	

SILICON

SIZE

A SHEET CAGE CODE

14933

1 OF

11

AND AGENCIES OF THE

DEPARTMENT OF DEFENSE

AMSC N/A

5962-86714


REVISION LEVEL

DRAWING APPROVAL DATE 86-10-01

В

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
 - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	2917A	Quad three-state bus transceiver with interface logic

1.2.2 <u>Case outlines</u>. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat
2	CQCC1-N20	20	Square chip carrier

1.3 Absolute maximum ratings.

A CONTRACT THE CONTRACT TO CON	
Supply voltage	-0.5 V dc to +7.0 V dc
Input voltage range	-1.5 V dc to +7.0 V dc
Storage temperature range	-65°C to +150°C
Maximum power dissipation (P _D) 1/	1.24 W
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ_{JC}):	
Case R	25°C/W
Case S	20°C/W
Case 2	20°C/W
Junction temperature (T _J)	+150°C
DC input current	-30 mA to +5.0 mA
DC output current, into outputs (except bus)	-30 mA
DC output current, into bus	100 mA

1.4 Recommended operating conditions.

Supply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
Minimum high level input voltage (V _{IH})	2.0 V dc
Maximum low level input voltage (V _{IL})	0.7 V dc
Case operating temperature range (T _C)	-55°C to +125°C
Clock pulse width (high)	20 ns minimum
Setup time, A data inputs	15 ns minimum

 $\overline{1}$ / Must withstand the added P_D due to short circuit test (e.g. I_{OS}).

STANDARD
MICROCIRCUIT DRAWING

SIZE A		5962-86714
	REVISION LEVEL B	SHEET 2

Hold time, A data inputs	8 ns minimum
Setup time, bus to latch enable	15 ns minimum
Hold time, bus to latch enable	6 ns minimum

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 -- Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 -- List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 <u>Logic diagram</u>. The logic diagram shall be as specified on figure 3.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86714
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 3

- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING

SIZE A		5962-86714
	REVISION LEVEL B	SHEET 4

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Condition -55°C ≤ T _C ≤ unless otherwis	+125°C	Group A subgroups	Device type	Lir	Unit	
			3 1 1	31.	Min	Max	1	
Bus low level output voltage	V _{OL1}	V _{CC} = 4.5 V, V _{IN} = 0.7 V	I _{OL} = 24 mA	1, 2, 3	All		0.4	٧
J		or 2.0 V	I _{OL} = 48 mA	1, 2, 3	All		0.5	V
Receiver low level output voltage	V _{OL2}	V _{CC} = 4.5 V,	I _{OL} = 4.0 mA	1, 2, 3	All		0.4	V
		$V_{IN} = 0.7 \text{ V or } 2.0 \text{ V},$	I _{OL} = 8.0 mA	1, 2, 3	All		0.45	٧
		BE = 2.4 V	I _{OL} = 12.0 mA	1, 2, 3	All		0.5	V
Bus high level output voltage	V _{OH1}	$V_{CC} = 4.5 \text{ V}, V_{IN} = 0.7 \text{ V or } 2.0 \text{ V},$ $I_{OH} = -15 \text{ mA}$		1, 2, 3	All	2.4		V
Receiver high level output voltage	V _{OH2}	$V_{CC} = 4.5 \text{ V},$ $V_{IN} = 0.7 \text{ V or } 2.0 \text{ V},$ $\overline{BE} = 2.4 \text{ V}$	I _{OH} = -1.0 mA	1, 2, 3	All	2.4		V
		V _{CC} = 5.0 V, I _{OH} = -100 μA		1, 2, 3	All	3.5		V
Parity high level output voltage	V _{OH3}	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -660 \mu\text{A},$ $V_{IN} = 7.0 \text{ V or } 2.0 \text{ V}$		1, 2, 3	All	2.5		V
Bus leakage current (high impedance)	I ₀₁	V _{CC} = 4.5 V,	V _{OUT} = 0.4 V	1, 2, 3	All		-200	μА
		Bus enable = 2.4 V	V _{OUT} = 2.4 V	1, 2, 3	All		50	μА
			V _{OUT} = 4.5 V	1, 2, 3	All		100	μА
Bus leakage current (power off)	I ₀₂	$V_{CC} = 0 \text{ V}, V_{OUT} = 4.5$	5 V	1, 2, 3	All	-15	100	μА

See footnote at end of table.

STANDARD
MICROCIRCUIT DRAWING

SIZE A		5962-86714
	REVISION LEVEL B	SHEET 5

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	$\label{eq:condition} \mbox{Condition} \\ -55^{\circ}\mbox{C} \leq \mbox{T}_{\mbox{C}} \\ \mbox{unless otherw}$	Group A subgroups	Device type	Lir	Unit		
						Min	Max	
Short-circuit output current	I _{OS1}	$V_{CC} = 5.5 V,$	Bus	1, 2, 3	All	-50	-225	mA
	I _{OS2}	V _{OUT} = 0 V <u>1</u> /	Receiver	1, 2, 3	All	-130	-130	mA
	I _{OS3}		Parity	1, 2, 3	All	-20	-100	mA
Input clamp voltage	V _{IC}	V _{CC} = 4.5 V, I _{IN} = -18 mA		1, 2, 3	All		-1.2	V
Low level input current	IIL	$V_{CC} = 5.5 \text{ V},$ $V_{IN} = 0.4 \text{ V}$	BE, RLE	1, 2, 3	All		-0.72	mA
			All other inputs	1, 2, 3	All		-0.36	mA
High level input current	I _{I H1}	V _{CC} = 5.5 V, V _{IN} = 2.7 V	1, 2, 3	All		20	μА	
	I _{I H2}	$V_{CC} = 5.5 \text{ V},$ $V_{IN} = 7.0 \text{ V}$		1, 2, 3	All		100	μА
Supply current	I _{CC}	V _{CC} = 5.5 V		1, 2, 3	All		95	mA
Off-state output current (receiver)	I _{OFF}	V _{CC} = 5.5 V	V _{OUT} = 2.4 V	1, 2, 3	All		50	μА
(.0000.)			V _{OUT} = 0.4 V	1, 2, 3	All		-50	μА
Functional tests		See 4.3.1c		7, 8	All			
Propagation delay time, driver clock (DRCP)	t _{PLH1}	V_{CC} = 5.0 V ±10% C_L = 50 pF ±10%		9, 10, 11	All		36	ns
to bus	t _{PHL1}	$R_{L1} = 1 \text{ K } \Omega \pm 5\%$ $R_{L2} = 130 \Omega \pm 5\%$		9, 10, 11	All		36	ns
Propagation delay time, bus to receiver output	t _{PLH2}	$V_{CC} = 5.0 \text{ V} \pm 10\%$ $C_L = 15 \text{ pF} \pm 10\%$		9, 10, 11	All		33	ns
(latch enabled)	t _{PHL2}	C_L = 15 pF ±10% R_{L1} = 5 K Ω ±5% R_{L2} = 2 K Ω ±5%		9, 10, 11	All		30	ns

See footnote at end of table

STANDARD				
MICROCIRCUIT DRAWING				

SIZE A		5962-86714
	REVISION LEVEL B	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test			Group A subgroups	Device type	Limits		Unit
				31	Min	Max	
Propagation delay time, latch enable to receiver	t _{PLH3}	$V_{CC} = 5.0 \text{ V} \pm 10\%$ $C_L = 50 \text{ pF} \pm 10\%$	9, 10, 11	All		33	ns
output	t _{PHL3}	$R_{L1} = 1.0 \text{ K } \Omega \pm 5\%$ $R_{L2} = 130 \Omega \pm 5\%$	9, 10, 11	All		30	ns
Propagation delay time, A data to odd parity out	t _{PLH4}		9, 10, 11	All		46	ns
(driver enabled)	t _{PHL4}		9, 10, 11	All		40	ns
Propagation delay time, bus to odd parity out	t _{PLH5}		9, 10, 11	All		36	ns
(driver inhibit)	t _{PHL5}		9, 10, 11	All		36	ns
Propagation delay time, latch enable to odd	t _{PLH6}		9, 10, 11	All		36	ns
parity output	t _{PHL6}		9, 10, 11	All		36	ns
Propagation delay time, bus enable to bus	t _{PZH1}	V _{CC} = 5.0 V ±10% C _L = 50 pF ±10%	9, 10, 11	All		26	ns
	t _{PHZ1}	$R_{L1} = 1 \text{ K } \Omega \pm 5\%$ $R_{L2} = 130 \Omega \pm 5\%$	9, 10, 11	All		21	ns
Propagation delay time, output control to output	t _{PZH2}	$V_{CC} = 5.0 \text{ V} \pm 10\%$ $C_{L} = 15 \text{ pF} \pm 10\%$ $R_{L1} = 5 \text{ K } \Omega \pm 5\%$	9, 10, 11	All		26	ns
	t _{PHZ2}	$R_{L2} = 2 \text{ K } \Omega \pm 5\%$ $V_{CC} = 5.0 \text{ V} \pm 10\%$ $C_L = 5 \text{ pF} \pm 10\%$	9, 10, 11	All		26	ns
	TZLZ	$R_{L1} = 5 \text{ K } \Omega \pm 5\%$ $R_{L2} = 2 \text{ K } \Omega \pm 5\%$					

^{1/} Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

STANDARD
MICROCIRCUIT DRAWING

SIZE A		5962-86714
	REVISION LEVEL B	SHEET 7

Device types	01	01			
Case outlines	R, S	2			
Terminal number	Terminal symbols				
1	RLE	RLE			
2	R ₀	R ₀			
3	A_0	A_0			
4	BUS 0	BUS 0			
5	GND₁	GND₁			
6	BUS 1	BUS 1			
7	A ₁	A ₁			
8	R ₁	R ₁			
9	BE	BE			
10	ODD	ODD			
11	ŌĒ	ŌĒ			
12	R_2	R ₂			
13	A_2	A_2			
14	BUS 2	BUS 2			
15	GND ₂	GND ₂			
16	BUS 3	BUS 3			
17	A_3	A_3			
18	R ₃	R ₃			
19	DRCP	DRCP			
20	V _{CC}	V _{CC}			

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING

SIZE A		5962-86714
	REVISION LEVEL B	SHEET 8

					Intern				
		Inputs			dev	ice	Bus	Output	
A_{i}	DRCP	BE	RLE	ŌĒ	Di	Q_{i}	BUS i	R _i	Function
Χ	Χ	Н	Χ	Χ	Χ	Χ	Z	Х	Driver output disable
Χ	Χ	Χ	Χ	Н	Χ	Χ	Χ	Z	Receiver output disable
X	Х	Н	L	L	Χ	L	L	Н	Driver output disable and
Χ	Χ	Н	L	L	Χ	Н	Ι	L	receive data via bus input
Χ	Χ	Χ	Н	Χ	Χ	NC	Χ	X	Latch received data
L	1	Χ	Χ	Χ	L	Χ	Χ	X	Load driver register
Н	↑	Χ	Χ	Χ	Н	Χ	Χ	X	-
X	L	Χ	Χ	Χ	NC	Χ	Χ	X	No driver clock restrictions
Χ	Н	Χ	Χ	Χ	NC	Χ	Χ	X	
X	Х	L	Χ	Х	L	Χ	Н	Х	Drive bus
X	X	L	Χ	Χ	Н	X	L	X	

H = HIGH

Z = HIGH Impedance X = Don't care

i = 0, 1, 2, 3

L = LOW

NC = No change \uparrow = LOW to HIGH transition

BE	Odd parity output							
L	ODD =	A_0	\oplus	A_1	\oplus	A_2	\oplus	A_3
Н	ODD =	Q_0	\oplus	Q_1	\oplus	Q_2	\oplus	Q_3

FIGURE 2. Truth tables.

STANDARD MICROCIRCUIT DRAWING

SIZE A		5962-86714
	REVISION LEVEL B	SHEET 9




FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-86714
		REVISION LEVEL B	SHEET 10

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10**, 11**
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

^{*} PDA applies to subgroup 1.

- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - Subgroups 7 and 8 tests shall verify the truth table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-86714
		REVISION LEVEL B	SHEET 11

^{**} Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-3851 and method 1005 of MIL-STD-883.

5. PACKAGING

- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD		
MICROCIRCUIT DRAWING		

SIZE A		5962-86714
	REVISION LEVEL B	SHEET 12

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 02-06-10

Approved sources of supply for SMD 5962-86714 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>2</u> /	number	PIN <u>1</u> /
5962-8671401RA	3V146	2917A/BRA
5962-8671401SA	3V146	2917A/BSA
5962-86714012A	3V146	2917A/B2A

- 1/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 2/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

Vendor CAGEVendor namenumberand address

3V146 ROCHESTER ELECTRONICS

10 Malcolm Hoyt Drive Newburyport, MA 01950

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.